For aliased oscillators, I tried this. The idea was, s&h causes the source phasor frequency to change during the ramp transition to zero. there was some improvement, but the history module is necessary because there is a feedback loop, and it delays the transition one sample after the end of the ramp. So there was still a bit of click. But not as much.